Penilaian: 4 dari 5 bintang
4/5
Memuat
ES![]()
author
Erik Seligman
Erik Seligman is currently a Senior Product Engineering Architect at Cadence Design Systems, where he helps to plan and support the Jasper Formal Verification tool suite. Previousl...lihat lebih banyakErik Seligman is currently a Senior Product Engineering Architect at Cadence Design Systems, where he helps to plan and support the Jasper Formal Verification tool suite. Previously he worked at Intel Corporation in Hillsboro, Oregon for over two decades, in a variety of positions involving software, design, simulation, and formal verification. In his spare time he hosts the “Math Mutation podcast, and has served as an elected director on the Hillsboro school board.lihat lebih sedikit
Buku oleh Erik Seligman
Formal Verification: An Essential Toolkit for Modern VLSI Design Formal Verification: An Essential Toolkit for Modern VLSI Design Penilaian: 0 dari 5 bintang0 penilaian